OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [vect/] [O3-pr39675-2.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target vect_int } */
3
 
4
#define N 128
5
 
6
int out[N*4], out2[N], in[N*4];
7
 
8
void
9
foo ()
10
{
11
  int i, a0, a1, a2, a3;
12
 
13
  for (i = 0; i < N; i++)
14
    {
15
      a0 = in[i*4];
16
      a1 = in[i*4 + 1];
17
      a2 = in[i*4 + 2];
18
      a3 = in[i*4 + 3];
19
 
20
      out[i*4] = a0;
21
      out[i*4 + 1] = a1;
22
      out[i*4 + 2] = a2;
23
      out[i*4 + 3] = a3;
24
 
25
      out2[i] = a0;
26
    }
27
}
28
 
29
/* { dg-final { scan-tree-dump-times "vectorized 1 loops" 1 "vect"  { target vect_strided4 } } } */
30
/* { dg-final { scan-tree-dump-times "vectorizing stmts using SLP" 1 "vect" { target vect_strided4 } } } */
31
/* { dg-final { cleanup-tree-dump "vect" } } */
32
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.