OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [vect/] [bb-slp-19.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* { dg-require-effective-target vect_int } */
2
 
3
#include <stdarg.h>
4
#include "tree-vect.h"
5
 
6
#define N 16 
7
 
8
unsigned short out[N];
9
unsigned short in[N] = {0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15};
10
 
11
int i;
12
__attribute__ ((noinline)) int
13
main1 ()
14
{
15
  unsigned short *pin = &in[0];
16
  unsigned short *pout = &out[0];
17
 
18
  /* A group of 9 shorts - unsupported for now.  */
19
  *pout++ = *pin++;
20
  *pout++ = *pin++;
21
  *pout++ = *pin++;
22
  *pout++ = *pin++;
23
  *pout++ = *pin++;
24
  *pout++ = *pin++;
25
  *pout++ = *pin++;
26
  *pout++ = *pin++;
27
  *pout++ = *pin++;
28
 
29
  if (i)
30
    __asm__ volatile ("" : : : "memory");
31
 
32
  /* Check results.  */
33
  if (out[0] != in[0]
34
      || out[1] != in[1]
35
      || out[2] != in[2]
36
      || out[3] != in[3]
37
      || out[4] != in[4]
38
      || out[5] != in[5]
39
      || out[6] != in[6]
40
      || out[7] != in[7]
41
      || out[8] != in[8])
42
    abort();
43
 
44
  return 0;
45
}
46
 
47
int main (void)
48
{
49
  check_vect ();
50
 
51
  main1 ();
52
 
53
  return 0;
54
}
55
 
56
/* { dg-final { scan-tree-dump-times "basic block vectorized using SLP" 1 "slp"  { xfail *-*-* }  } } */
57
/* { dg-final { cleanup-tree-dump "slp" } } */
58
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.