URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [vect/] [pr43432.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-require-effective-target vect_float } */
 
 
void vector_fmul_reverse_c(float *dst, const float *src0, const float *src1,
int len){
    int i;
    src1 += len-1;
    for(i=0; i<len; i++)
        dst[i] = src0[i] * src1[-i];
}
 
/* { dg-final { scan-tree-dump-times "vectorized 1 loops" 1 "vect" { target { vect_perm && vect_hw_misalign } } } } */
/* { dg-final { cleanup-tree-dump "vect" } } */

Line No.	Rev	Author	Line
1	689	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-require-effective-target vect_float } */`
3
4
5			`void vector_fmul_reverse_c(float dst, const float src0, const float *src1,`
6			`int len){`
7			`int i;`
8			`src1 += len-1;`
9			`for(i=0; i<len; i++)`
10			`dst[i] = src0[i] * src1[-i];`
11			`}`
12
13			`/* { dg-final { scan-tree-dump-times "vectorized 1 loops" 1 "vect" { target { vect_perm && vect_hw_misalign } } } } */`
14			`/* { dg-final { cleanup-tree-dump "vect" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [vect/] [pr43432.c] - Blame information for rev 801