OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [vect/] [pr50727.c] - Blame information for rev 689

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* { dg-do compile } */
2
 
3
typedef unsigned char uint8_t;
4
typedef unsigned long uint32_t;
5
void
6
f0a (uint32_t * __restrict__ result, uint32_t * arg2,
7
     uint8_t * __restrict__ arg4)
8
{
9
  int idx;
10
  for (idx = 0; idx < 429; idx += 1)
11
    {
12
      uint32_t temp_9;
13
      uint32_t temp_11;
14
      temp_9 = ((-19 | arg4[idx]) >> arg2[idx]);
15
      temp_11 = (((-19 ^ arg4[idx]) & arg2[idx]) ^ temp_9);
16
      result[idx] = temp_11;
17
    }
18
}
19
 
20
/* { dg-final { cleanup-tree-dump "vect" } } */
21
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.