OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [vect/] [pr52091.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* { dg-require-effective-target vect_int } */
2
 
3
/* PR tree-optimization/52091 */
4
 
5
int b, c, d, f;
6
unsigned h;
7
extern void abort (void);
8
 
9
int
10
main ()
11
{
12
  d = -1;
13
  h = 65;
14
  asm volatile ("" : : : "memory");
15
  for (f = 0; f < 4; f++)
16
    {
17
      h &= (unsigned short) d;
18
      for (b = 0; b <= 1; b++)
19
    {
20
      c = 0;
21
      d &= 1;
22
    }
23
    }
24
  asm volatile ("" : : : "memory");
25
  if (b != 2 || c != 0 || d != 1 || f != 4 || h != 1)
26
    abort ();
27
  return 0;
28
}
29
 
30
/* { dg-final { cleanup-tree-dump "vect" } } */
31
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.