OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [vect/] [vect-7.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* { dg-require-effective-target vect_int } */
2
 
3
#include <stdarg.h>
4
#include "tree-vect.h"
5
 
6
#define N 128
7
 
8
short sa[N];
9
short sb[N];
10
 
11
__attribute__ ((noinline))
12
int main1 ()
13
{
14
  int i;
15
 
16
  for (i = 0; i < N; i++)
17
    {
18
      sb[i] = 5;
19
    }
20
 
21
  /* check results:  */
22
  for (i = 0; i < N; i++)
23
    {
24
      if (sb[i] != 5)
25
        abort ();
26
    }
27
 
28
  for (i = 0; i < N; i++)
29
    {
30
      sa[i] = sb[i] + 100;
31
    }
32
 
33
  /* check results:  */
34
  for (i = 0; i < N; i++)
35
    {
36
      if (sa[i] != 105)
37
        abort ();
38
    }
39
 
40
  return 0;
41
}
42
 
43
int main (void)
44
{
45
  check_vect ();
46
 
47
  return main1 ();
48
}
49
 
50
/* { dg-final { scan-tree-dump-times "vectorized 2 loops" 1 "vect" } } */
51
/* { dg-final { scan-tree-dump-times "Vectorizing an unaligned access" 0 "vect" } } */
52
/* { dg-final { cleanup-tree-dump "vect" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.