OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [vmx/] [5-03.c] - Blame information for rev 689

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* { dg-do compile } */
2
#include <altivec.h>
3
vector unsigned char u8 = {1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1};
4
vector signed char s8 = {1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1};
5
vector bool char b8 = {1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1};
6
vector unsigned short u16 = {1,1,1,1,1,1,1,1};
7
vector signed short s16 = {1,1,1,1,1,1,1,1};
8
vector bool short b16 = {1,1,1,1,1,1,1,1};
9
vector unsigned int u32 = {1,1,1,1};
10
vector signed int s32 = {1,1,1,1};
11
vector bool int b32 = {1,1,1,1};
12
vector float f32 = {1,1,1,1};
13
vector pixel p16 = {1,1,1,1,1,1,1,1};
14
 
15
vector unsigned char u8_
16
  = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16};
17
vector signed char s8_
18
  = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16};
19
vector bool char b8_
20
  = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16};
21
vector unsigned short u16_ = {1,2,3,4,5,6,7,8};
22
vector signed short s16_ = {1,2,3,4,5,6,7,8};
23
vector bool short b16_ = {1,2,3,4,5,6,7,8};
24
vector unsigned int u32_ = {1,2,3,4};
25
vector signed int s32_ = {1,2,3,4};
26
vector bool int b32_ = {1,2,3,4};
27
vector float f32_ = {1,2,3,4};
28
vector pixel p16_ = {1,2,3,4,5,6,7,8};

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.