OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [aapcs/] [neon-constants.h] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
 
2
 
3
#include "arm_neon.h"
4
 
5
const int32x4_t i32x4_constvec1 = { 1101, 1102, 1103, 1104};
6
const int32x4_t i32x4_constvec2 = { 2101, 2102, 2103, 2104};
7
 
8
#define ELEM(INDEX) .val[INDEX]
9
 
10
const int32x4x2_t i32x4x2_constvec1 =   {ELEM(0) = {0xaddebccb,11,12,13},
11
                                         ELEM(1) = {14, 15, 16, 17} };
12
 
13
const int32x4x2_t i32x4x2_constvec2 = { ELEM(0) = {0xaadebcca,11,12,13},
14
                                        ELEM(1) = {140, 15, 16, 17}};
15
 
16
const int32x4x3_t i32x4x3_constvec1 = { ELEM(0) = {0xabbccdde,8, 9, 10},
17
                                        ELEM(1) = {0xabcccdde, 26, 27, 28},
18
                                        ELEM(2) = {0xaccccddf, 29, 30, 31}};
19
 
20
const int32x4x3_t i32x4x3_constvec2 = { ELEM(0) = {0xbccccdd0,8, 9, 10},
21
                                        ELEM(1) = {0xbdfe1000, 26, 27, 28},
22
                                        ELEM(2) = {0xaccccddf, 29, 30, 31}};
23
const float32x4x2_t f32x4x2_constvec1 =
24
  { ELEM(0) = { 7.101f, 0.201f, 0.301f, 0.401f} ,
25
    ELEM(1) = { 8.101f, 0.501f, 0.601f, 0.701f} };
26
 
27
const float32x4x2_t f32x4x2_constvec2 =
28
  { ELEM(0) = { 11.99f , 11.21f, 1.27f, 8.74f},
29
    ELEM(1) = { 13.45f , 1.23f ,1.24f, 1.26f}};
30
 
31
const int32x2_t i32x2_constvec1 = { 1283, 1345 };
32
const int32x2x2_t i32x2x2_constvec1 = { ELEM(0) = { 0xabcdefab, 32 },
33
                                        ELEM(1) = { 0xabcdefbc, 33 }};

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.