OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [combine-cmp-shift.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-skip-if "incompatible options" { arm*-*-* } { "-march=*" } { "-march=armv7-a" } } */
2
/* { dg-options "-O2 -mcpu=cortex-a8" }  */
3
/* { dg-final { scan-assembler "cmp\tr\[0-9\]*, r\[0-9\]*, asr #31" } } */
4
 
5
typedef int SItype __attribute__ ((mode (SI)));
6
typedef int DItype __attribute__ ((mode (DI)));
7
void abort (void);
8
 
9
SItype
10
__mulvsi3 (SItype a, SItype b)
11
{
12
  const DItype w = (DItype) a * (DItype) b;
13
  if ((SItype) (w >> (4 * 8)) != (SItype) w >> ((4 * 8) - 1))
14
    abort ();
15
  return w;
16
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.