OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [cond-asm.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* Check that %? in inline asm expands to nothing.  */
2
/* { dg-do compile } */
3
/* { dg-options "-O2" } */
4
/* { dg-require-effective-target arm32 } */
5
int b;
6
int foo(int a)
7
{
8
  if (a)
9
    b = 42;
10
  asm ("test%?me":"=r"(a):"0"(a));
11
  return a;
12
}
13
/* { dg-final { scan-assembler "testme" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.