OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [mla-1.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn 
/* { dg-do compile } */
2 
/* { dg-skip-if "" { arm_thumb1 } { "*" } { "" } } */
3 
/* { dg-options "-O2" } */
4 
 
5 
 
6 
int
7 
foo (int *p, int *q)
8 
{
9 
  int i;
10 
  int accum = 0;
11 
 
12 
  for (i = 0 ; i < 1024; i++)
13 
    {
14 
      accum += ((*p--) * (*q++));
15 
      accum += 4096;
16 
      accum >>= 13 ;
17 
    }
18 
 
19 
  return accum;
20 
}
21 
 
22 
/* { dg-final { scan-assembler "mla\\t" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.