OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon/] [vect-vcvtq.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target arm_neon_ok } */
3
/* { dg-options "-O2 -ftree-vectorize -fdump-tree-vect-details" } */
4
/* { dg-add-options arm_neon } */
5
 
6
#define N 32
7
 
8
int ib[N] = {0,3,6,9,12,15,18,21,24,27,30,33,36,39,42,45,0,3,6,9,12,15,18,21,24,27,30,33,36,39,42,45};
9
float fa[N];
10
int ia[N];
11
 
12
int convert()
13
{
14
  int i;
15
 
16
  /* int -> float */
17
  for (i = 0; i < N; i++)
18
    fa[i] = (float) ib[i];
19
 
20
  /* float -> int */
21
  for (i = 0; i < N; i++)
22
    ia[i] = (int) fa[i];
23
 
24
  return 0;
25
}
26
 
27
/* { dg-final { scan-tree-dump-times "vectorized 2 loops" 1 "vect" } } */
28
/* { dg-final { cleanup-tree-dump "vect" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.