URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon/] [vst1s8.c] - Blame information for rev 753

Go to most recent revision | Details | Compare with Previous | View Log


/* Test the `vst1s8' ARM Neon intrinsic.  */
/* This file was autogenerated by neon-testgen.  */
 
/* { dg-do assemble } */
/* { dg-require-effective-target arm_neon_ok } */
/* { dg-options "-save-temps -O0" } */
/* { dg-add-options arm_neon } */
 
#include "arm_neon.h"
 
void test_vst1s8 (void)
{
  int8_t *arg0_int8_t;
  int8x8_t arg1_int8x8_t;
 
  vst1_s8 (arg0_int8_t, arg1_int8x8_t);
}
 
/* { dg-final { scan-assembler "vst1\.8\[       \]+((\\\{\[dD\]\[0-9\]+\\\})|(\[dD\]\[0-9\]+)), \\\[\[rR\]\[0-9\]+\(:\[0-9\]+\)?\\\]!?\(\[      \]+@\[a-zA-Z0-9 \]+\)?\n" } } */
/* { dg-final { cleanup-saved-temps } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	/* Test the `vst1s8' ARM Neon intrinsic. */
2			`/* This file was autogenerated by neon-testgen. */`
3
4			`/* { dg-do assemble } */`
5			`/* { dg-require-effective-target arm_neon_ok } */`
6			`/* { dg-options "-save-temps -O0" } */`
7			`/* { dg-add-options arm_neon } */`
8
9			`#include "arm_neon.h"`
10
11			`void test_vst1s8 (void)`
12			`{`
13			`int8_t *arg0_int8_t;`
14			`int8x8_t arg1_int8x8_t;`
15
16			`vst1_s8 (arg0_int8_t, arg1_int8x8_t);`
17			`}`
18
19			`/* { dg-final { scan-assembler "vst1\.8\[ \]+((\\\{\[dD\]\[0-9\]+\\\})\|(\[dD\]\[0-9\]+)), \\\[\[rR\]\[0-9\]+\(:\[0-9\]+\)?\\\]!?\(\[ \]+@\[a-zA-Z0-9 \]+\)?\n" } } */`
20			`/* { dg-final { cleanup-saved-temps } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon/] [vst1s8.c] - Blame information for rev 753