URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
691 |
jeremybenn |
/* Test the `vst3Qp8' ARM Neon intrinsic. */
|
| 2 |
|
|
/* This file was autogenerated by neon-testgen. */
|
| 3 |
|
|
|
| 4 |
|
|
/* { dg-do assemble } */
|
| 5 |
|
|
/* { dg-require-effective-target arm_neon_ok } */
|
| 6 |
|
|
/* { dg-options "-save-temps -O0" } */
|
| 7 |
|
|
/* { dg-add-options arm_neon } */
|
| 8 |
|
|
|
| 9 |
|
|
#include "arm_neon.h"
|
| 10 |
|
|
|
| 11 |
|
|
void test_vst3Qp8 (void)
|
| 12 |
|
|
{
|
| 13 |
|
|
poly8_t *arg0_poly8_t;
|
| 14 |
|
|
poly8x16x3_t arg1_poly8x16x3_t;
|
| 15 |
|
|
|
| 16 |
|
|
vst3q_p8 (arg0_poly8_t, arg1_poly8x16x3_t);
|
| 17 |
|
|
}
|
| 18 |
|
|
|
| 19 |
|
|
/* { dg-final { scan-assembler "vst3\.8\[ \]+\\\{((\[dD\]\[0-9\]+-\[dD\]\[0-9\]+)|(\[dD\]\[0-9\]+, \[dD\]\[0-9\]+, \[dD\]\[0-9\]+))\\\}, \\\[\[rR\]\[0-9\]+\(:\[0-9\]+\)?\\\]!?\(\[ \]+@\[a-zA-Z0-9 \]+\)?\n" } } */
|
| 20 |
|
|
/* { dg-final { scan-assembler "vst3\.8\[ \]+\\\{((\[dD\]\[0-9\]+-\[dD\]\[0-9\]+)|(\[dD\]\[0-9\]+, \[dD\]\[0-9\]+, \[dD\]\[0-9\]+))\\\}, \\\[\[rR\]\[0-9\]+\(:\[0-9\]+\)?\\\]!?\(\[ \]+@\[a-zA-Z0-9 \]+\)?\n" } } */
|
| 21 |
|
|
/* { dg-final { cleanup-saved-temps } } */
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.