OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-combine-sub-abs-into-vabd.c] - Blame information for rev 715

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target arm_neon_ok } */
3
/* { dg-options "-O2 -funsafe-math-optimizations" } */
4
/* { dg-add-options arm_neon } */
5
 
6
#include <arm_neon.h>
7
float32x2_t f_sub_abs_to_vabd_32()
8
{
9
  float32x2_t val1 = vdup_n_f32 (10);
10
  float32x2_t val2 = vdup_n_f32 (30);
11
  float32x2_t sres = vsub_f32(val1, val2);
12
  float32x2_t res = vabs_f32 (sres);
13
 
14
  return res;
15
}
16
/* { dg-final { scan-assembler "vabd\.f32" } }*/
17
 
18
#include <arm_neon.h>
19
int8x8_t sub_abs_to_vabd_8()
20
{
21
  int8x8_t val1 = vdup_n_s8 (10);
22
  int8x8_t val2 = vdup_n_s8 (30);
23
  int8x8_t sres = vsub_s8(val1, val2);
24
  int8x8_t res = vabs_s8 (sres);
25
 
26
  return res;
27
}
28
/* { dg-final { scan-assembler "vabd\.s8" } }*/
29
 
30
int16x4_t sub_abs_to_vabd_16()
31
{
32
  int16x4_t val1 = vdup_n_s16 (10);
33
  int16x4_t val2 = vdup_n_s16 (30);
34
  int16x4_t sres = vsub_s16(val1, val2);
35
  int16x4_t res = vabs_s16 (sres);
36
 
37
  return res;
38
}
39
/* { dg-final { scan-assembler "vabd\.s16" } }*/
40
 
41
int32x2_t sub_abs_to_vabd_32()
42
{
43
  int32x2_t val1 = vdup_n_s32 (10);
44
  int32x2_t val2 = vdup_n_s32 (30);
45
  int32x2_t sres = vsub_s32(val1, val2);
46
  int32x2_t res = vabs_s32 (sres);
47
 
48
   return res;
49
}
50
/* { dg-final { scan-assembler "vabd\.s32" } }*/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.