OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-modes-3.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target arm_neon_ok } */
3
/* { dg-options "-O" } */
4
/* { dg-add-options arm_neon } */
5
 
6
#include <arm_neon.h>
7
 
8
void f1 (volatile float32x4_t *dest, volatile float32x4x4_t *src, int n)
9
{
10
  float32x4x4_t a5, a6, a7, a8, a9;
11
  int i;
12
 
13
  a5 = *src;
14
  a6 = *src;
15
  a7 = *src;
16
  a8 = *src;
17
  a9 = *src;
18
  while (n--)
19
    {
20
      for (i = 0; i < 8; i++)
21
        {
22
          float32x4x4_t a0, a1, a2, a3, a4;
23
 
24
          a0 = *src;
25
          a1 = *src;
26
          a2 = *src;
27
          a3 = *src;
28
          a4 = *src;
29
          *src = a0;
30
          *dest = a0.val[0];
31
          *dest = a0.val[3];
32
          *src = a1;
33
          *dest = a1.val[0];
34
          *dest = a1.val[3];
35
          *src = a2;
36
          *dest = a2.val[0];
37
          *dest = a2.val[3];
38
          *src = a3;
39
          *dest = a3.val[0];
40
          *dest = a3.val[3];
41
          *src = a4;
42
          *dest = a4.val[0];
43
          *dest = a4.val[3];
44
        }
45
      *src = a5;
46
      *dest = a5.val[0];
47
      *dest = a5.val[3];
48
      *src = a6;
49
      *dest = a6.val[0];
50
      *dest = a6.val[3];
51
      *src = a7;
52
      *dest = a7.val[0];
53
      *dest = a7.val[3];
54
      *src = a8;
55
      *dest = a8.val[0];
56
      *dest = a8.val[3];
57
      *src = a9;
58
      *dest = a9.val[0];
59
      *dest = a9.val[3];
60
    }
61
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.