OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-vdup_ns64.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* Test the `vdup_ns64' ARM Neon intrinsic.  */
2
 
3
/* { dg-do run } */
4
/* { dg-require-effective-target arm_neon_hw } */
5
/* { dg-options "-O0" } */
6
/* { dg-add-options arm_neon } */
7
 
8
#include "arm_neon.h"
9
#include <stdlib.h>
10
 
11
int main (void)
12
{
13
  int64x1_t out_int64x1_t = 0;
14
  int64_t arg0_int64_t = (int64_t) 0xdeadbeef;
15
 
16
  out_int64x1_t = vdup_n_s64 (arg0_int64_t);
17
  if ((int64_t)out_int64x1_t != arg0_int64_t)
18
    abort();
19
  return 0;
20
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.