OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-vmls-1.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-require-effective-target arm_neon_hw } */
2
/* { dg-options "-O2 -ftree-vectorize -ffast-math" } */
3
/* { dg-add-options arm_neon } */
4
/* { dg-final { scan-assembler "vmls\\.f32" } } */
5
 
6
/* Verify that VMLS is used.  */
7
void f1(int n, float a, float x[], float y[]) {
8
  int i;
9
  for (i = 0; i < n; ++i)
10
    y[i] = y[i] - a * x[i];
11
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.