URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-vorn-vbic.c] - Blame information for rev 691

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-require-effective-target arm_neon_ok } */
/* { dg-options "-O2 -ftree-vectorize" } */
/* { dg-add-options arm_neon } */
 
void bor (int *__restrict__ c, int *__restrict__ a, int *__restrict__ b)
{
  int i;
  for (i = 0; i < 9; i++)
    c[i] = b[i] | (~a[i]);
}
void bic (int *__restrict__ c, int *__restrict__ a, int *__restrict__ b)
{
  int i;
  for (i = 0; i < 9; i++)
    c[i] = b[i] & (~a[i]);
}
 
/* { dg-final { scan-assembler "vorn\\t" } } */
/* { dg-final { scan-assembler "vbic\\t" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-require-effective-target arm_neon_ok } */`
3			`/* { dg-options "-O2 -ftree-vectorize" } */`
4			`/* { dg-add-options arm_neon } */`
5
6			`void bor (int __restrict__ c, int __restrict__ a, int *__restrict__ b)`
7			`{`
8			`int i;`
9			`for (i = 0; i < 9; i++)`
10			`c[i] = b[i] \| (~a[i]);`
11			`}`
12			`void bic (int __restrict__ c, int __restrict__ a, int *__restrict__ b)`
13			`{`
14			`int i;`
15			`for (i = 0; i < 9; i++)`
16			`c[i] = b[i] & (~a[i]);`
17			`}`
18
19			`/* { dg-final { scan-assembler "vorn\\t" } } */`
20			`/* { dg-final { scan-assembler "vbic\\t" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-vorn-vbic.c] - Blame information for rev 691