OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-vset_lanes8.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* Test the `vset_lane_s8' ARM Neon intrinsic.  */
2
 
3
/* { dg-do run } */
4
/* { dg-require-effective-target arm_neon_hw } */
5
/* { dg-options "-O0" } */
6
/* { dg-add-options arm_neon } */
7
 
8
#include "arm_neon.h"
9
#include <stdlib.h>
10
#include <string.h>
11
 
12
int8x8_t x = { 1, 2, 3, 4, 5, 6, 7, 8 };
13
int8x8_t y = { 1, 2, 3, 16, 5, 6, 7, 8 };
14
 
15
int main (void)
16
{
17
  x = vset_lane_s8 (16, x, 3);
18
  if (memcmp (&x, &y, sizeof (x)) != 0)
19
    abort();
20
  return 0;
21
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.