URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [pr40956.c] - Blame information for rev 691

Details | Compare with Previous | View Log


/* { dg-options "-Os -fpic" }  */
/* { dg-require-effective-target fpic } */
/* Make sure the constant "0" is loaded into register only once.  */
/* { dg-final { scan-assembler-times "mov\[\\t \]*r., #0" 1 } } */
 
int foo(int p, int* q)
{
  if (p!=9)
    *q = 0;
  else
    *(q+1) = 0;
  return 3;
}

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-options "-Os -fpic" } */`
2			`/* { dg-require-effective-target fpic } */`
3			`/* Make sure the constant "0" is loaded into register only once. */`
4			`/* { dg-final { scan-assembler-times "mov\[\\t \]r., #0" 1 } } /`
5
6			`int foo(int p, int* q)`
7			`{`
8			`if (p!=9)`
9			`*q = 0;`
10			`else`
11			`*(q+1) = 0;`
12			`return 3;`
13			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [pr40956.c] - Blame information for rev 691