OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [pr40956.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-options "-Os -fpic" }  */
2
/* { dg-require-effective-target fpic } */
3
/* Make sure the constant "0" is loaded into register only once.  */
4
/* { dg-final { scan-assembler-times "mov\[\\t \]*r., #0" 1 } } */
5
 
6
int foo(int p, int* q)
7
{
8
  if (p!=9)
9
    *q = 0;
10
  else
11
    *(q+1) = 0;
12
  return 3;
13
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.