OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [pr42496.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-options "-O2" }  */
2
 
3
void foo(int i)
4
{
5
    extern int j;
6
 
7
    if (i) {
8
         j = 10;
9
    }
10
    else {
11
          j = 20;
12
    }
13
}
14
 
15
/* { dg-final { scan-assembler-not "strne" } } */
16
/* { dg-final { scan-assembler-not "streq" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.