OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [pr45094.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do run } */
2
/* { dg-skip-if "incompatible options" { arm*-*-* } { "-march=*" } { "-march=armv7-a" } } */
3
/* { dg-require-effective-target arm_neon_hw } */
4
/* { dg-options "-O2 -mcpu=cortex-a8" } */
5
/* { dg-add-options arm_neon } */
6
 
7
#include <stdlib.h>
8
 
9
long long buffer[32];
10
 
11
void __attribute__((noinline)) f(long long *p, int n)
12
{
13
  while (--n >= 0)
14
    {
15
      *p = 1;
16
      p += 32;
17
    }
18
}
19
 
20
int main(void)
21
{
22
  f(buffer, 1);
23
 
24
  if (!buffer[0])
25
    abort();
26
 
27
  return 0;
28
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.