OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [pr52006.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* PR target/52006 */
2
/* { dg-do compile } */
3
/* { dg-options "-march=armv7-a -mfloat-abi=hard -O2 -fPIC" } */
4
 
5
unsigned long a;
6
static int b;
7
 
8
void
9
foo (void)
10
{
11
  asm volatile ("" : "=r" (b));
12
}
13
 
14
void
15
bar (float f)
16
{
17
  if (f < b / 100.0)
18
    a = 1;
19
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.