URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [scd42-1.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log


/* Verify that mov is preferred on XScale for loading a 1 byte constant. */
/* { dg-do compile } */
/* { dg-skip-if "incompatible options" { arm*-*-* } { "-march=*" } { "" } } */
/* { dg-options "-mcpu=xscale -O" } */
 
unsigned load1(void) __attribute__ ((naked));
unsigned load1(void)
{
    /* Best code would be:
       mov r0, =17
       mov pc, lr */
 
    return 17;
}
 
/* { dg-final { scan-assembler "mov\[   ].*17" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* Verify that mov is preferred on XScale for loading a 1 byte constant. */`
2			`/* { dg-do compile } */`
3			`/* { dg-skip-if "incompatible options" { arm--* } { "-march=" } { "" } } /`
4			`/* { dg-options "-mcpu=xscale -O" } */`
5
6			`unsigned load1(void) __attribute__ ((naked));`
7			`unsigned load1(void)`
8			`{`
9			`/* Best code would be:`
10			`mov r0, =17`
11			`mov pc, lr */`
12
13			`return 17;`
14			`}`
15
16			`/* { dg-final { scan-assembler "mov\[ ].17" } } /`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [scd42-1.c] - Blame information for rev 801