OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [thumb-andsi.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-mthumb -Os" }  */
3
/* { dg-require-effective-target arm_thumb1_ok } */
4
 
5
unsigned get_least_bits(unsigned value)
6
{
7
  return value << 9 >> 9;
8
}
9
 
10
/* { dg-final { scan-assembler "lsl" } } */
11
/* { dg-final { scan-assembler "lsr" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.