OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [thumb-ltu.c] - Blame information for rev 764

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-skip-if "incompatible options" { arm*-*-* } { "-march=*" } { "-march=armv6" "-march=armv6j" "-march=armv6z" } } */
3
/* { dg-options "-mcpu=arm1136jf-s -mthumb -O2" } */
4
 
5
void f(unsigned a, unsigned b, unsigned c, unsigned d)
6
{
7
  if (a <= b || c > d)
8
    foo();
9
  else
10
    bar();
11
}
12
 
13
/* { dg-final { scan-assembler-not "uxtb" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.