OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [wmul-10.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2" } */
3
/* { dg-require-effective-target arm_dsp } */
4
 
5
 
6
unsigned long long
7
foo (unsigned short a, unsigned short *b, unsigned short *c)
8
{
9
  return (unsigned)a + (unsigned long long)*b * (unsigned long long)*c;
10
}
11
 
12
/* { dg-final { scan-assembler "umlal" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.