OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [wmul-2.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target arm_dsp } */
3
/* { dg-options "-O1 -fexpensive-optimizations" } */
4
 
5
void vec_mpy(int y[], const short x[], short scaler)
6
{
7
 int i;
8
 
9
 for (i = 0; i < 150; i++)
10
   y[i] += ((scaler * x[i]) >> 31);
11
}
12
 
13
/* { dg-final { scan-assembler-times "smulbb" 1 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.