OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [xor-and.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O -march=armv6" } */
3
/* { dg-prune-output "switch .* conflicts with" } */
4
 
5
unsigned short foo (unsigned short x)
6
{
7
  x ^= 0x4002;
8
  x >>= 1;
9
  x |= 0x8000;
10
  return x;
11
}
12
 
13
/* { dg-final { scan-assembler "orr" } } */
14
/* { dg-final { scan-assembler-not "mvn" } } */
15
/* { dg-final { scan-assembler-not "uxth" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.