URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [avr/] [torture/] [pr51374-1.c] - Blame information for rev 696

Go to most recent revision | Details | Compare with Previous | View Log


/* PR rtl-optimization/51374 */
/* { dg-do compile } */
 
void vector_18 (void)
{
    extern char slot;
    unsigned char status = (*(volatile unsigned char*) 0x2B);
    unsigned char data   = (*(volatile unsigned char*) 0x2C);
 
    if (status & 0x10)
        slot = 0;
}
 
/* { dg-final { scan-assembler-not "\tsbic " } } */
/* { dg-final { scan-assembler-not "\tsbis " } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* PR rtl-optimization/51374 */`
2			`/* { dg-do compile } */`
3
4			`void vector_18 (void)`
5			`{`
6			`extern char slot;`
7			`unsigned char status = ((volatile unsigned char) 0x2B);`
8			`unsigned char data = ((volatile unsigned char) 0x2C);`
9
10			`if (status & 0x10)`
11			`slot = 0;`
12			`}`
13
14			`/* { dg-final { scan-assembler-not "\tsbic " } } */`
15			`/* { dg-final { scan-assembler-not "\tsbis " } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [avr/] [torture/] [pr51374-1.c] - Blame information for rev 696