OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [bfin/] [mcpu-bf526.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* Test for -mcpu=.  */
2
/* { dg-do preprocess } */
3
/* { dg-bfin-options "-mcpu=bf526" } */
4
 
5
#ifndef __ADSPBF526__
6
#error "__ADSPBF526__ is not defined"
7
#endif
8
 
9
#ifndef __ADSPBF52x__
10
#error "__ADSPBF52x__ is not defined"
11
#endif
12
 
13
#if __SILICON_REVISION__ != 0x0002
14
#error "__SILICON_REVISION__ is not 0x0002"
15
#endif
16
 
17
#ifndef __WORKAROUNDS_ENABLED
18
#error "__WORKAROUNDS_ENABLED is not defined"
19
#endif
20
 
21
#if __SILICON_REVISION__ <= 0x0001
22
#ifndef __WORKAROUND_RETS
23
#error "__WORKAROUND_RETS is not defined"
24
#endif
25
#else
26
#ifdef __WORKAROUND_RETS
27
#error "__WORKAROUND_RETS is defined"
28
#endif
29
#endif
30
 
31
#ifndef __WORKAROUND_SPECULATIVE_LOADS
32
#error "__WORKAROUND_SPECULATIVE_LOADS is not defined"
33
#endif
34
 
35
#ifdef __WORKAROUND_SPECULATIVE_SYNCS
36
#error "__WORKAROUND_SPECULATIVE_SYNCS is defined"
37
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.