OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [20020201-3.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* This testcase ICEd because a SFmode variable was given a MMX register
2
   for which there is no movsf exists.  */
3
/* { dg-do compile } */
4
/* { dg-require-effective-target ia32 } */
5
/* { dg-options "-O2 -march=i686 -mmmx -fno-strict-aliasing" } */
6
 
7
struct A { unsigned int a, b; };
8
 
9
void foo (struct A *x, int y, int z)
10
{
11
   const float d = 1.0;
12
   float e = (float) y + z;
13
 
14
   x->a = *(unsigned int *) &d;
15
   x->b = *(unsigned int *) &e;
16
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.