OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [990117-1.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target ia32 } */
3
/* { dg-options "-O2 -march=pentiumpro" } */
4
 
5
extern __inline  double
6
fabs (double __x)
7
{
8
  register double __value;
9
  __asm __volatile__
10
    ("fabs"
11
     : "=t" (__value) : "0" (__x));
12
  return __value;
13
}
14
int
15
foo ()
16
{
17
  int i, j, k;
18
  double x = 0, y = ((i == j) ? 1 : 0);
19
  for (i = 0; i < 10; i++)
20
    ;
21
  fabs (x - y);
22
  return 0;
23
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.