OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [asm-6.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* PR rtl-optimization/44174 */
2
/* Testcase by Jakub Jelinek <jakub@gcc.gnu.org> */
3
 
4
/* { dg-do compile } */
5
/* { dg-options "-O2 -fpic" { target fpic } } */
6
 
7
int f0 (int, int, int, int, int);
8
int f1 (void);
9
 
10
void
11
f2 (void)
12
{
13
  unsigned v1, v2, v3, v4;
14
  __asm__ ("" : "=a" (v1), "=d" (v2), "=c" (v3), "=r" (v4));
15
  f0 (f1 (), f1 (), f1 (), f1 (), (v4 >> 8) & 0xff);
16
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.