OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vzeroupper-18.c] - Blame information for rev 749

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target lp64 } } */
2
/* { dg-options "-O0 -mavx -mabi=ms -mtune=generic -dp" } */
3
 
4
typedef float __m256 __attribute__ ((__vector_size__ (32), __may_alias__));
5
 
6
extern __m256 x;
7
 
8
extern void __attribute__ ((sysv_abi))  bar (__m256);
9
 
10
void
11
foo (void)
12
{
13
  bar (x);
14
}
15
 
16
/* { dg-final { scan-assembler-not "avx_vzeroupper" } } */
17
/* { dg-final { scan-assembler-times "\\*call_rex64_ms_sysv" 1 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.