OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vzeroupper-19.c] - Blame information for rev 695

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O3 -mavx -mtune=generic -dp" } */
3
 
4
void feat_s3_cep_dcep (int cepsize_used, float **mfc, float **feat)
5
{
6
  float *f;
7
  float *w, *_w;
8
  int i;
9
  __builtin_memcpy (feat[0], mfc[0], cepsize_used * sizeof(float));
10
  f = feat[0] + cepsize_used;
11
  w = mfc[2];
12
  _w = mfc[-2];
13
  for (i = 0; i < cepsize_used; i++)
14
    f[i] = w[i] - _w[i];
15
}
16
 
17
/* { dg-final { scan-assembler-times "avx_vzeroupper" 1 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.