URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vzeroupper-4.c] - Blame information for rev 695

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O0 -mavx -mvzeroupper -dp" } */
/* { dg-additional-options "-mabi=sysv" { target x86_64-*-mingw* } } */
 
typedef float __m256 __attribute__ ((__vector_size__ (32), __may_alias__));
 
extern void bar2 (__m256);
extern __m256 y;
 
void
foo ()
{
  bar2 (y);
}
 
/* { dg-final { scan-assembler-not "avx_vzeroupper" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O0 -mavx -mvzeroupper -dp" } */`
3			`/* { dg-additional-options "-mabi=sysv" { target x86_64--mingw } } */`
4
5			`typedef float __m256 __attribute__ ((__vector_size__ (32), __may_alias__));`
6
7			`extern void bar2 (__m256);`
8			`extern __m256 y;`
9
10			`void`
11			`foo ()`
12			`{`
13			`bar2 (y);`
14			`}`
15
16			`/* { dg-final { scan-assembler-not "avx_vzeroupper" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vzeroupper-4.c] - Blame information for rev 695