OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx2-vpaddusw-2.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do run } */
2
/* { dg-options "-mavx2 -O2" } */
3
/* { dg-require-effective-target avx2 } */
4
 
5
#include "avx2-check.h"
6
 
7
void static
8
avx2_test (void)
9
{
10
  union256i_w u, s1, s2;
11
  unsigned short e[32];
12
  unsigned i, tmp;
13
 
14
  s1.x = _mm256_set_epi16 (1, 2, 3, 4, 10, 20, 30, 90,
15
                           65531, 40, 100, 15, 98, 25, 98, 7);
16
 
17
  s2.x = _mm256_set_epi16 (88, 44, 33, 220, 11, 98, 76, 100,
18
                           34, 78, 39, 6, 3, 4, 5, 219);
19
 
20
  u.x = _mm256_adds_epu16 (s1.x, s2.x);
21
 
22
  for (i = 0; i < 16; i++)
23
    {
24
      tmp = (unsigned short) s1.a[i] + (unsigned short) s2.a[i];
25
 
26
      if (tmp > 65535)
27
        tmp = 65535;
28
 
29
      e[i] = tmp;
30
    }
31
 
32
  if (check_union256i_w (u, e))
33
    abort ();
34
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.