OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx2-vpmaskloadd256-2.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target avx2 } */
3
/* { dg-options "-O2 -mavx2" } */
4
 
5
#include "avx2-check.h"
6
 
7
#ifndef MASK
8
#define MASK 134
9
#endif
10
 
11
#define mask_v(pos) (((MASK & (0x1 << (pos))) >> (pos)) << 31)
12
 
13
void static
14
avx2_test (void)
15
{
16
  int i;
17
  int m[8] =
18
    { mask_v (0), mask_v (1), mask_v (2), mask_v (3), mask_v (4), mask_v (5),
19
mask_v (6), mask_v (7) };
20
  int s[8] = { 1, 2, 3, 4, 5, 6, 7, 8 };
21
  union256i_d u, mask;
22
  int e[8] = { 0 };
23
 
24
  mask.x = _mm256_loadu_si256 ((__m256i *) m);
25
  u.x = _mm256_maskload_epi32 (s, mask.x);
26
 
27
  for (i = 0; i < 8; i++)
28
    e[i] = m[i] ? s[i] : 0;
29
 
30
  if (check_union256i_d (u, e))
31
    abort ();
32
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.