URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx2-vpmulhw-1.c] - Blame information for rev 724

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-mavx2 -O2" } */
/* { dg-final { scan-assembler "vpmulhw\[ \\t\]+\[^\n\]*%ymm\[0-9\]" } } */
 
#include <immintrin.h>
 
volatile __m256i x;
 
void extern
avx2_test (void)
{
  x = _mm256_mulhi_epi16 (x, x);
}

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-mavx2 -O2" } */`
3			`/* { dg-final { scan-assembler "vpmulhw\[ \\t\]+\[^\n\]%ymm\[0-9\]" } } /`
4
5			`#include <immintrin.h>`
6
7			`volatile __m256i x;`
8
9			`void extern`
10			`avx2_test (void)`
11			`{`
12			`x = _mm256_mulhi_epi16 (x, x);`
13			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx2-vpmulhw-1.c] - Blame information for rev 724