URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx256-unaligned-store-2.c] - Blame information for rev 695

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-require-effective-target lp64 } */
/* { dg-options "-O3 -dp -mavx -mavx256-split-unaligned-store" } */
 
#define N 1024
 
char **ep;
char **fp;
 
void
avx_test (void)
{
  int i;
  char **ap;
  char **bp;
  char **cp;
 
  ap = ep;
  bp = fp;
  for (i = 128; i >= 0; i--)
    {
      *ap++ = *cp++;
      *bp++ = 0;
    }
}
 
/* { dg-final { scan-assembler-not "\\*avx_movdqu256/2" } } */
/* { dg-final { scan-assembler "vmovdqu.*\\*movv16qi_internal/3" } } */
/* { dg-final { scan-assembler "vextract.128" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-require-effective-target lp64 } */`
3			`/* { dg-options "-O3 -dp -mavx -mavx256-split-unaligned-store" } */`
4
5			`#define N 1024`
6
7			`char **ep;`
8			`char **fp;`
9
10			`void`
11			`avx_test (void)`
12			`{`
13			`int i;`
14			`char **ap;`
15			`char **bp;`
16			`char **cp;`
17
18			`ap = ep;`
19			`bp = fp;`
20			`for (i = 128; i >= 0; i--)`
21			`{`
22			`ap++ = cp++;`
23			`*bp++ = 0;`
24			`}`
25			`}`
26
27			`/* { dg-final { scan-assembler-not "\\avx_movdqu256/2" } } /`
28			`/* { dg-final { scan-assembler "vmovdqu.\\movv16qi_internal/3" } } */`
29			`/* { dg-final { scan-assembler "vextract.128" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx256-unaligned-store-2.c] - Blame information for rev 695