URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [cmpxchg16b-1.c] - Blame information for rev 762

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile { target { ! { ia32 } } } } */
/* { dg-options "-O2 -mcx16" } */
 
typedef int TItype __attribute__ ((mode (TI)));
 
TItype m_128;
 
void test(TItype x_128)
{
  m_128 = __sync_val_compare_and_swap (&m_128, x_128, m_128);
}
 
/* { dg-final { scan-assembler "cmpxchg16b\[ \\t]" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile { target { ! { ia32 } } } } */`
2			`/* { dg-options "-O2 -mcx16" } */`
3
4			`typedef int TItype __attribute__ ((mode (TI)));`
5
6			`TItype m_128;`
7
8			`void test(TItype x_128)`
9			`{`
10			`m_128 = __sync_val_compare_and_swap (&m_128, x_128, m_128);`
11			`}`
12
13			`/* { dg-final { scan-assembler "cmpxchg16b\[ \\t]" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [cmpxchg16b-1.c] - Blame information for rev 762