OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [crc32-3.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target ia32 } */
3
/* { dg-options "-O2 -mcrc32" } */
4
/* { dg-final { scan-assembler "__builtin_ia32_crc32di" } } */
5
 
6
unsigned long long
7
crc32d (unsigned long long x, unsigned long long y)
8
{
9
  return __builtin_ia32_crc32di (x, y);
10
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.