OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [divmod-5.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -m8bit-idiv" } */
3
 
4
extern void foo (int, int, int, int, int, int);
5
 
6
void
7
bar (int x, int y)
8
{
9
  foo (0, 0, 0, 0, x / y, x % y);
10
}
11
 
12
/* { dg-final { scan-assembler-times "divb" 1 } } */
13
/* { dg-final { scan-assembler-times "idivl" 1 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.