URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [extract-5.c] - Blame information for rev 691

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O2 -mtune=generic" } */
 
typedef struct
{
  unsigned int c1:8;
  unsigned int c2:8;
  unsigned int c3:8;
  unsigned int c4:8;
} foo_t;
 
int
#ifndef __x86_64__
__attribute__((regparm(3)))
#endif
foo (foo_t x)
{
   return x.c2 != 0;
}
 
/* { dg-final { scan-assembler-not "test\[b\]?\[^\\n\]*%\[a-z0-9\]+l" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O2 -mtune=generic" } */`
3
4			`typedef struct`
5			`{`
6			`unsigned int c1:8;`
7			`unsigned int c2:8;`
8			`unsigned int c3:8;`
9			`unsigned int c4:8;`
10			`} foo_t;`
11
12			`int`
13			`#ifndef __x86_64__`
14			`__attribute__((regparm(3)))`
15			`#endif`
16			`foo (foo_t x)`
17			`{`
18			`return x.c2 != 0;`
19			`}`
20
21			`/* { dg-final { scan-assembler-not "test\[b\]?\[^\\n\]%\[a-z0-9\]+l" } } /`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [extract-5.c] - Blame information for rev 691