OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [funcspec-2.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* Test whether using target specific options, we can generate FMA4 code.  */
2
/* { dg-do compile { target { ! { ia32 } } } } */
3
/* { dg-options "-O2 -march=k8" } */
4
 
5
extern void exit (int);
6
 
7
#define FMA4_ATTR __attribute__((__target__("fma4")))
8
extern float  flt_mul_add     (float a, float b, float c) FMA4_ATTR;
9
extern float  flt_mul_sub     (float a, float b, float c) FMA4_ATTR;
10
extern float  flt_neg_mul_add (float a, float b, float c) FMA4_ATTR;
11
extern float  flt_neg_mul_sub (float a, float b, float c) FMA4_ATTR;
12
 
13
extern double dbl_mul_add     (double a, double b, double c) FMA4_ATTR;
14
extern double dbl_mul_sub     (double a, double b, double c) FMA4_ATTR;
15
extern double dbl_neg_mul_add (double a, double b, double c) FMA4_ATTR;
16
extern double dbl_neg_mul_sub (double a, double b, double c) FMA4_ATTR;
17
 
18
float
19
flt_mul_add (float a, float b, float c)
20
{
21
  return (a * b) + c;
22
}
23
 
24
double
25
dbl_mul_add (double a, double b, double c)
26
{
27
  return (a * b) + c;
28
}
29
 
30
float
31
flt_mul_sub (float a, float b, float c)
32
{
33
  return (a * b) - c;
34
}
35
 
36
double
37
dbl_mul_sub (double a, double b, double c)
38
{
39
  return (a * b) - c;
40
}
41
 
42
float
43
flt_neg_mul_add (float a, float b, float c)
44
{
45
  return (-(a * b)) + c;
46
}
47
 
48
double
49
dbl_neg_mul_add (double a, double b, double c)
50
{
51
  return (-(a * b)) + c;
52
}
53
 
54
float
55
flt_neg_mul_sub (float a, float b, float c)
56
{
57
  return (-(a * b)) - c;
58
}
59
 
60
double
61
dbl_neg_mul_sub (double a, double b, double c)
62
{
63
  return (-(a * b)) - c;
64
}
65
 
66
float  f[10] = { 2, 3, 4 };
67
double d[10] = { 2, 3, 4 };
68
 
69
int main ()
70
{
71
  f[3] = flt_mul_add (f[0], f[1], f[2]);
72
  f[4] = flt_mul_sub (f[0], f[1], f[2]);
73
  f[5] = flt_neg_mul_add (f[0], f[1], f[2]);
74
  f[6] = flt_neg_mul_sub (f[0], f[1], f[2]);
75
 
76
  d[3] = dbl_mul_add (d[0], d[1], d[2]);
77
  d[4] = dbl_mul_sub (d[0], d[1], d[2]);
78
  d[5] = dbl_neg_mul_add (d[0], d[1], d[2]);
79
  d[6] = dbl_neg_mul_sub (d[0], d[1], d[2]);
80
  exit (0);
81
}
82
 
83
/* { dg-final { scan-assembler "vfmaddss" } } */
84
/* { dg-final { scan-assembler "vfmaddsd" } } */
85
/* { dg-final { scan-assembler "vfmsubss" } } */
86
/* { dg-final { scan-assembler "vfmsubsd" } } */
87
/* { dg-final { scan-assembler "vfnmaddss" } } */
88
/* { dg-final { scan-assembler "vfnmaddsd" } } */
89
/* { dg-final { scan-assembler "vfnmsubss" } } */
90
/* { dg-final { scan-assembler "vfnmsubsd" } } */
91
/* { dg-final { scan-assembler "call\t(.*)flt_mul_add" } } */
92
/* { dg-final { scan-assembler "call\t(.*)flt_mul_sub" } } */
93
/* { dg-final { scan-assembler "call\t(.*)flt_neg_mul_add" } } */
94
/* { dg-final { scan-assembler "call\t(.*)flt_neg_mul_sub" } } */
95
/* { dg-final { scan-assembler "call\t(.*)dbl_mul_add" } } */
96
/* { dg-final { scan-assembler "call\t(.*)dbl_mul_sub" } } */
97
/* { dg-final { scan-assembler "call\t(.*)dbl_neg_mul_add" } } */
98
/* { dg-final { scan-assembler "call\t(.*)dbl_neg_mul_sub" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.