URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-12.c] - Blame information for rev 695

Go to most recent revision | Details | Compare with Previous | View Log


/* PR target/40838 */
/* { dg-do compile { target { { ! *-*-darwin* } && ia32 } } } */
/* { dg-options "-w -mstackrealign -O2 -msse2 -mpreferred-stack-boundary=4" } */
 
typedef int v4si __attribute__ ((vector_size (16)));
 
struct x {
       v4si v;
       v4si w;
};
 
void y(void *);
 
v4si x(void)
{
       struct x x;
       y(&x);
}
 
/* { dg-final { scan-assembler "andl\[\\t \]*\\$-16,\[\\t \]*%esp" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* PR target/40838 */`
2			`/* { dg-do compile { target { { ! --darwin* } && ia32 } } } */`
3			`/* { dg-options "-w -mstackrealign -O2 -msse2 -mpreferred-stack-boundary=4" } */`
4
5			`typedef int v4si __attribute__ ((vector_size (16)));`
6
7			`struct x {`
8			`v4si v;`
9			`v4si w;`
10			`};`
11
12			`void y(void *);`
13
14			`v4si x(void)`
15			`{`
16			`struct x x;`
17			`y(&x);`
18			`}`
19
20			`/* { dg-final { scan-assembler "andl\[\\t \]\\$-16,\[\\t \]%esp" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-12.c] - Blame information for rev 695