OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-14.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* PR target/40838 */
2
/* { dg-do compile { target { { ! *-*-darwin* } && ia32 } } } */
3
/* { dg-options "-w -mstackrealign -O2 -mpreferred-stack-boundary=4" } */
4
 
5
extern int y(int *s3);
6
 
7
extern int s1, s2;
8
 
9
int x(void)
10
{
11
  int s3 = s1 + s2;
12
  return y(&s3);
13
}
14
 
15
/* { dg-final { scan-assembler-not "andl\[\\t \]*\\$-16,\[\\t \]*%esp" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.